SP8402

Very Low Phase Noise Divider by 2^N

DS3738 ISSUE 2.1 March 1994

The SP8402 is a very low phase noise divider which divides by powers of two. The S0, S1, S2 data inputs select the division ratio in the range 2^1 to 2^8. Special circuits techniques have been used to reduce the phase noise considerably below that produced by standard dividers. The data inputs are CMOS or TTL compatible.

The SP8402 is packaged in a 28 pin plastic SO package to be compatible with the SP8400 and SP8401 devices.

FEATURES

- Very low Phase Noise (Typically -155 to 160dBc/Hz at 1kHz offset)
- Supply Voltage 5V

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	6.5V
Output Current	20mA
Storage Temperature Range	-55°C to +125°C
Maximum Clock Input Voltage	2.5V p-p

Ordering Information

SP8402 KG MPES (Commercial Grade)



Fig.1 Pin connections - top view



Fig.2 Typical single sideband phase noise measured at 768MHz

ELECTRICAL CHARACTERISTICS

Guaranteed over: Supply voltage V_{CC} = +4.75V to +5.25V Temperature T_{amb} = -10°C to +75°C
Tested at +4.75V and +5.25V at T_{amb} = +25°C

Characteristic	Pin	Value			Units	Conditions
		Min.	Typ.	Max.		
Supply current	4, 11, 12, 18	82	92	102	mA	Output loaded with 300R See Fig.5
Output voltage swing	20, 21	320	410		mV	p-p @ 1.4GHz input ÷ 256 mode outputs loaded with 330R See Fig.5
Input sensitivity 200MHz to 1.5GHz	7, 8			140	mV	RMS Sine wave into 50 Ohms
				(-4)	dBm	(dBm equivalent) See Fig.3
Data Inputs						
Logic high voltage		2.2			V	
Low low voltage				0.8	V	
Input current				180	µA	5V Data input voltage



Fig.3 Typical input sensitivity

S0	S1	S2	DIVISION RATIO
L	L	L	2
H	L	L	4
L	H	L	8
H	H	L	16
L	L	H	32
H	L	H	64
L	H	H	128
H	H	H	256

Fig.4 Truth table



Fig.5 Test circuit



Fig.5 Typical application combining output to increase signal and retain low phase noise

For more information about all Zarlink products visit our Web Site at

www.zarlink.com